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Abstract 
Since time-based sensor-to-digital conversion is gaining popularity in recent years, techniques to convert the sensor 
signal to a time-based signal are needed. Integration of a capacitive sensor in a capacitance-controlled oscillator 
(CCO) is one technique, but it suffers from sensor sensitivity degradation. To increase the sensitivity of the variation 
of the period of the CCO to the sensor variation, this paper proposes a technique which is based on cancelling part of 
the nominal capacitance C0 of the sensor with a negative capacitance. To demonstrate the concept, the Signal-to-
Noise Ratio is shown to increase with over 25% for a coupled sawtooth CCO, as is validated by simulations in 
UMC130 CMOS technology. 
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1. Introduction 
Time-based sensor interfacing benefits from the increased timing resolution in smaller CMOS 
technologies [1]. To process the sensor signal in the time domain, the sensor signal must first be converted to 
a time signal. One technique for capacitive sensors is to integrate the capacitive sensor directly into a ring 
oscillator where it functions as the capacitive load of one delay stage [1]. Capacitance-controlled oscillators 
(CCOs) thus offer direct conversion of a capacitive sensor to a time-based period signal, but a drawback of 
this technique is the limited Normalized Tuning Range (NTR='T/T0). Based on the N-stage ring oscillator in 
Fig. 1 and formula (1), the NTR of the depicted ring oscillator, without the capacitance Ccomp, is equal to 
'C/(N.C0) if Cload=C0.  
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Fig. 1. Standard N-stage ring relaxation oscillator block scheme with integrated capacitive sensor in Cell 1. The delay 
as a function of the capacitive load per cell is indicated. 
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This means that the original sensor sensitivity, which is equal to 'C/C0, is already degraded by a factor N. 
To increase the NTR, 'T should increase relatively to T0. According to formula (1), this can be done by 
decreasing Cload (which is a fixed physical capacitance chosen by design), but this technique is limited by 
the parasitic capacitances or by the oscillator topology in order to guarantee the correct functionality [1].  
 
This paper proposes a technique to increase the NTR by cancelling part of the sensor capacitance C0 
with a negative capacitance -Ccomp (see Fig. 1 dashed line). In this way, the total capacitance in the sensor 
stage that contributes to T0 is (C0-Ccomp). The delay due to 'C ('T) is now relatively larger compared to 
T0. This is visualized in Fig. 1 and leads to a theoretical NTR of 'C/(N.(C0-Ccomp)) if Cload=C0-Ccomp. 
Since Cload can now be taken equal C0-Ccomp, the power consumption for the same free-running period T0 
will decrease [2]. However, less capacitive loading for the same period T0 also leads to worse phase noise 
performance and thus to larger jitter Vc on the time signal [2]. To combine both the NTR and the jitter Vc 
in a single measure, the Signal-to-Noise Ratio (SNR) is calculated and is equated in formula (2). 
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2. Negative capacitance generation 
A negative capacitance can be generated via a capacitance in positive feedback over an amplifier (see 
Fig. 2 (a)) and is a technique that is already used to extend the bandwidth of amplifiers [3]. In Fig. 2 (a), 
the impedance Zin seen on node n is equal to [1/(s(C0+'C+(1-A)Ccomp))]. If gain A=2, the impedance is 
equal to 1/s(C0+'C-Ccomp). This means that an equivalent capacitance of 'C+(C0-Ccomp) is seen at this 
node. 
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Fig. 2. (a) Block scheme of a negative capacitance Ccomp generating network in parallel with C0. (b) Equivalent 
network of (a) with the currents indicated. (c) Practical implementation of a negative capacitance circuit with an 
Opamp in negative and positive feedback. 
 
In Fig. 2 (b), the currents which flow in the circuit are shown. In essence, the current through the 
compensation capacitance Ccomp helps charging the large sensor capacitance C0. One can calculate that the 
current ICc is equal to Icell.[(A-1).Ccomp/(C0ǻ&– (A-1)Ccomp)] and thus is dependent on both Icell DQGǻ&LI
the rest of the parameters are fixed.  
A practical implementation with an ideal modeled opamp with gain AV and output resistance Rout is 
given in Fig. 2 (c). In this setup we can locate both negative and positive feedback. Due to the negative 
feedback, the closed-loop gain is AV/(1+AV.(Rb/(Ra+Rb))) and is approximately equal to (Ra+Rb)/Rb if AV 
is considered large. In this way we can also tune the negative capacitance seen at the input node with the 
resistors Ra and Rb according to the next equation: Zin = (-1/(sCcomp))*Rb/Ra. This is very interesting, since 
we now have control on the amplitude of the negative capacitance. 
3. Simulation results 
 
 
Fig. 3. 6-stage coupled sawtooth oscillator with a capacitive sensor integrated in Cell 1. In parallel with the sensor is a 
capacitance cancellation network with negative capacitance Ccomp (R = 10k) 
 
To validate the concept, simulations are done in UMC130 CMOS technology for a 6-stage coupled 
sawtooth CCO, as depicted in Fig. 3 [4]. In this oscillator design, the considered sensor has a nominal 
capacitance C0 of 5pF and a variable range 'C of 1 pF, which results in a sensor sensitivity of 20%.  
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The negative capacitance network is generated with an opamp with open-loop gain AV and output 
resistance Rout. The closed-loop gain is taken equal to 2 in this setup by choosing both Ra and Rb equal to 
R, ZKLFKLVNȍ7KLVPHDQVWKDWWKHQHJDWLYHFDSDFLWDQFHVHHQDW WKHLQSXWQRGHRIWKLVQHWZRUNLV–
Ccomp. Remark that the voltage swing of the oscillator itself is not equal to VDD but is limited by Vref. This 
is critical because the output swing of the opamp is twice the output swing of the oscillator (closed-loop 
gain is 2). This also means that this technique is not suited for every oscillator topology. However, the 
swing at the opamp’s output can be reduced by decreasing the closed-loop gain and by increasing Ccomp in 
order to obtain the same equivalent negative capacitance. 
In Fig. 4 (a), both the NTR and the jitter Vc are plotted as a function of Ccomp. In order to make a fair 
comparison, the free-running period T0 is equal to 500ns for each case. Although both the NTR and the 
jitter increase as a function of Ccomp, the NTR increases more profoundly which results in an increase of 
the SNR as is clear from the bottom plot in Fig. 4 (a). In practical implementations, non-idealities in the 
opamp such as limited gain, limited output swing and non-zero output resistance will influence the SNR. 
Therefore the output swing of the opamp is limited to VDD and both the gain AV and output resistance Rout 
are swept. The resulting SNR is depicted in Fig. 4 (b) and from this plot it is clear that the influence of the 
non-idealities can be limited to a couple dB.  For Ccomp approaching 4.5pF, more than 10dB SNR, or an 
increase of 25%, can be obtained. 
 
(a)                            (b) 
 
Fig. 4. (a) NTR, jitter and SNR as a function of the compensation capacitance Ccomp for T0 = 500ns. (AV = 1000 and 
Rout = 0). (b) SNR as a function of the gain AV and the output resistance Rout of the opamp for Ccomp=3 and 4.5 pF. 
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